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ABSTRACT With the upcoming Internet of Things (IoT), low-power devices are becomingmainstream these
days. The need for memory elements able to operate at reduced biasing conditions is therefore of utmost
importance. In this paper, one of the most promising capacitor-less dynamic RAM cell, the Z2-FET (zero
subthreshold swings, zero impact ionization field-effect transistor), is analyzed through advanced numerical
simulations to study its sub-1V operation capabilities. SiGe compounds and tuned workfunction are selected
to further reduce the operating voltage to limit energy consumption. The results demonstrate functional SiGe
cells with up to 75% energy reduction with respect to identical Si cells.
INDEX TERMS 1T-DRAM, capacitor-less, FD-SOI, germanium, memory, low-power, p-i-n diode, single
supply, silicon, TCAD, workfunction, Z2-FET.
I. INTRODUCTION
The irruption of the IoT (Internet of Things) era is driving
nano-electronics towards ultra-low power and more efficient
circuits [1]. As smart devices and embedded systems become
commonplace, the need to moderate the energy consumption
grows in importance, being essential in ubiquitous circuits
such as memories. The research of innovative storing ele-
ments alternatives satisfying high-reliability, low-cost and
easy co-integration while minimizing the energy consump-
tion is therefore crucial. One of the potential solutions are
the capacitor-less cells, analogous to traditional DRAM cells
where the external capacitor is suppressed [2].
Among the available 1-Transistor capacitor-less (1T-
DRAM) candidates, the Z2-FET [3], [4] is the sole one not
relying on degrading high-voltage programming mechanisms
as impact ionization [5] or band-to-band tunneling [6], [7] and
thus the optimum candidate to implement low power opera-
tion memory cells. The first and simpler challenge is to move
from the default dual-supply (positive and negative biases [8],
[9]) to single supply (only positive voltages) configuration.
From a designer point of view, this simplification repre-
sents an advantage over other capacitor-less DRAM cells
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that require positive and negative biases simultaneously [2],
[5]. The second goal is to reduce the biasing conditions
to decrease the power consumption. In order to fulfill both
objectives, back-gate bias, body doping tuning, lower band-
gap materials as germanium [10] and tuned metal gates can
be explored. In this work, the gate workfunction and silicon-
germanium alloys are investigated via advanced 2D-TCAD
simulations. The main expected drawback when moving to
Ge compounds is the reduced potential well to accumulate
holes as observed in other reduced band-gap semiconduc-
tors [7]. This issue is however not critical as long as the
Ge concentration is not excessively high since the band-gap
difference is less than 0.2 eV at 50% Ge [11].
II. Z2-FET BASICS AS CAPACITOR-LESS DRAM CELL
The Z2-FET is a band-modulated diode able to present two
well-differentiated conductivity regions [12], [13]. Under low
gates biasing and/or high anode voltage the device exhibits
the typical p-i-n diode behavior (Fig. 1a). However, with
a sufficiently high front-gate (positive) and back-gate (neg-
ative) biasing, an additional gate-induced virtual p-n junc-
tion (Fig. 1b) blocks the carrier normal diffusion from anode
and cathode. The current is then very low until the anode
voltage exceeds a given value, known as ON voltage (VON ).
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FIGURE 1. Simplified SOI Z2-FET cell structure a) without and b) with
gate-induced virtual doping regions. The intrinsic region changes to an
additional p-n junction (induced by the back-/front-gate, respectively).
The substrate below the BOX insulator layer is not illustrated.
FIGURE 2. Silicon Z2-FET cells TCAD results vs. experimental IA(VA)
results in a) linear and b) logarithmic scale. The applied anode bias
pattern (inset in a) consists on a rising signal from 0 to 1.5 V with 24.16 s
ramping time. Default parameters with W = 100 µm, LG = LIn = 200 nm,
VK = 0 V and VBG = −1 V. 0% Ge and T = 300 K.
Once VON is overcome, the current abruptly changes from
one regime to the other enabling ultra steep switching
slopes (Fig. 2). Since VON is sensitive to the stored charge
under the front-gate (thanks to the floating body effect,
FBE [14]) that screens the top-gate induced barrier, it is pos-
sible to operate the Z2-FET as dynamic memory cell thanks
to the body charge transient modulation [12]: the logic ‘0’-
state is defined while in the low-conductivity region (VA <
VON ) and the logic ‘1’-state once the device has switched on
(VA > VON ).
III. Z2-FET STRUCTURE AND SIMULATION SETUP
The Z2-FET cell consists of a double-gate FD (fully depleted)
SOI p-i-n diode. The whole active semiconductor layer,
including side terminals, is made of SiGe where differ-
ent mole fractions are considered. While the bottom gate
lies below the SOI and BOX layers, the top gate partially
masks the intrinsic semiconductor section allowing to define
two characteristic lengths: the top gated length, LG, and
the intrinsic (ungated) distance, LIn. The ultra-thin semi-
conductor thickness is typically tS ' 7 nm whereas a
15 nm epitaxy along the ungated and anode/cathode (A/K)
regions leads to ' 22 nm thick active layer. Below, a buried
SiO2 insulator layer, with tBOX ' 25 nm, is present. The
side electrodes, anode and cathode (A/K), are highly doped
(NA ≈ NK > 1021 cm−3 p/n-type, respectively). The intrin-
sic zone is residually p-type doped with NSOI = 1016 cm−3.
The substrate ground-plane (not shown in the simplified
structure depicted in Fig. 1),NSub ≈ 1018 cm−3, acts as back-
gate (BG) terminal effectively ending the electric field lines.
Finally, the front-gate (FG) stack is formed by a'3 nmhigh-k
multi-layer structure, SiO2/HfO2, capped with TiN ('4.7 eV
workfunction).
Regarding the simulation setup [15], Poisson’s, charge
continuity and density gradient (to implement the spatial
quantization in the ultra-thin semiconductor film [16], [17])
equations are considered for electrons and holes. Other
included models and parameters are SRH (Shockley-Read-
Hall) recombination/generation, band-to-band tunneling [18]
and several mobility models (doping dependence, high field
velocity saturation, transverse electric field with remote-
Coulomb scattering, and thin-layer). Additional details about
the Z2-FET basics and simulation features can be found
in [12], [13].
With the aim of validating the simulation data, DC IA(VA)
switching characteristics were experimentally characterized
from moderately wide silicon Z2-FETs. These DC results
were used to later fit a 2D simulation deck as in [12], [19].
The carrier lifetime (τn = 2.5 · 10−8 s and τp = 10−8 s) and
series resistance (RA/K = 400·µm) were used to match the
data. Figure 2 illustrates, on the one hand, the characteristic
Z2-FET sharp current onset at VA = VON and, on the other
hand, the curve fitting with the experimental results demon-
strating an exceptional agreement.
IV. RESULTS
A. STATIC DC CHARACTERISTICS
Since the memory biasing conditions are closely related to
the static VON , this metric is used to monitor and study
possible scenarios for ultra-low operating voltages. Figure 3
illustrates the ON voltage dependence with several param-
eters in SiGe cells. Fig. 3a shows that employing a 50%
Ge in the Z2-FET automatically reduces VON over 300 mV
(from 0.845 to 0.515mV) enabling reducedVA operation. The
lower Ge energy band-gap reduces the anode-body energy
barrier (Fig. 3b). Decreasing VFG too much prevents the
possibility of obtaining the low-current ‘0’-state, Fig. 3c.
On the other hand, for this particular cell (dimension and
architecture) the back-gate voltage does not strongly impacts
the VON due to the limited ground-plane electrostatic control,
hence it can be left grounded as long as the steep switch
still occurs, Fig. 3d. Finally, the p-type body doping also
affects the ON voltage location due to the energy barrier
enhancement along the ungated region: larger body doping
require larger anode voltages to induce carriers to overcome
the energy barriers and trigger the device (not shown). This
parameter might be tuned in order to achieve sharp switching
characteristics at given gate biasing conditions. Fortunately,
in this case the Z2-FET exhibits abrupt switching at grounded
back-bias and no doping tuning is required. The interplay
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FIGURE 3. Simulated static DC anode current characteristics as a function
of the anode voltage, IA(VA), for distinct a) Ge concentrations (b) detail of
the horizontal electrostatic potential cuts 3.5 nm above BOX layer with
VFG = 1 V and VBG = −1 V and VA = VK = 0 V), c) front-gate voltage and
d) back-gate biases. Default parameters with W = 100 µm,
LG = LIn = 200 nm, VK = 0 V and T = 300 K.
between all these parameters potentially provides functional
Z2-FETs at reduced biasing conditionswithout sacrificing too
much performance.
B. TRANSIENT MEMORY OPERATION
Figure 4a depicts the test bias pattern employed to analyze the
memory response. It consists of a W0-R-W1-R pattern where
the maximum anode (both for programming the ‘1’-state and
reading) and front-gate (holding and reading) voltages, VA
and VFG, are gradually reduced. The timing conditions are
close to those demonstrated in experimental results [8], [9]
although faster operation is possible as reported via TCAD
simulations [12]. Meanwhile, the transient memory perfor-
mance (current levels, margin and ratio) is monitored for
several SiGe Z2-FET cells to validate the low-bias operation.
Different anode current readouts are illustrated in Fig. 4b,c
corresponding to distinct cells and biasing scenarios. For
example, Fig. 4b shows the transient response to a high
bias pattern (VA = VFG = 1 V) where both cells show
functional memory operation (Si: I1 = 5.4 µA/µm and
I0 ' 0.9 pA/µm; SiGe: I1 = 22.7 µA/µm and I0 ' 0.2
nA/µm). The silicon cell shows lower currents due to the
enhanced barriers and lower mobility [10] but improved off
state levels. If the anode voltage is reduced down to VA = 0.7
V (Fig. 4c), the silicon cell still shows memory operation but
the current levels are strongly reduced significantly hardening
the logic state discrimination (Si: I1 = 0.2 nA/µm and I0 '
17 fA/µm; SiGe: I1 = 10.7 µA/µm and I0 ' 0.1 nA/µm).
The ‘1’-state, ‘0’-state and current ratio at VFG = 1 V are
FIGURE 4. a) Transient bias pattern to test the memory behavior. The
maximum anode, VA, and front-gate, VFG, voltages are not fixed to
analyze the sub-1V operation for low-power applications. Anode current
readout for different cells at b) VA = VFG = 1 V and c) VFG = 1.0 and
VA = 0.7 V. d) ‘1’-state, I1, e) ‘0’-state, I0, and f) current ratio, I1/I0, as a
function of the Ge fraction at VFG = 1 V. VBG = VK = 0 V and T = 300 K.
depicted in Fig. 4d-f where, depending on the application,
the optimum SiGe cell can be targeted. Figure 4d shows that
increasing the Ge fraction enhances the current (due to the
barrier lowering, Fig. 3b). At 60% Ge it saturates as observed
for the ON voltage in Fig. 3a. The ‘0’-state current shows
that, at high Ge fractions, if VA is also high the ‘0’-state turns
into a ‘1’-state, hence the current ratio drops to one. The key
takeaway is that SiGe compounds are more suitable for low
anode biasing memory scenarios.
The following step is to reduce the front-gate voltage
below 1V. Given that the gate current is almost negligible,
the impact on the power consumptionwill bemarginal but it is
required to operate the cell using a single low-voltage supply.
Since VFG is still necessary to induce the energy barrier and
achieve the ‘0’-state, the front-gate bias cannot be strongly
reduced. Figure 5a,b illustrates the transient memory opera-
tion at VA = 0.7V : Si cells do not drive enough current while
SiGe cells only show valid memory operation at VFG ' 1V .
In order to further downscale VFG, the front-gate metal work-
function is reduced from 8FG = 4.7 eV, close to mid-gap,
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FIGURE 5. Anode current readout for different cells at VA = 0.7 V and
distinct VFG for a) Si and b) Si0.6Ge0.4 cells. c) Anode current readout at
VFG = VA = 0.7 V with 8FG = 4.3 eV. d) ‘1’-state, e) ‘0’-state and f) current
ratio as a function of the top-gate workfunction for the SiGe cell in c).
VBG = VK = 0 V and T = 300 K.
down to 4.1 eV, close to the silicon conduction band.
These workfunction values can be tuned through Ti and Ni
compounds (see for example [20]). The transient memory
operations at 8FG = 4.3 eV for Si and Si0.4Ge0.6 are
shown in Fig. 5c. By reducing the top-gate workfunction,
the required VFG is relaxed and the memory operation in
SiGe compounds is possible with reasonable states current
levels (Si: I1 = 0.2 nA/µm and I0 ' 51 fA/µm; SiGe:
I1 = 10.6 µA/µm and I0 ' 8.4 pA/µm). It is worth noting
that, in contrast with n-MOSFETs where the off-state cur-
rent is severely degraded when decreasing the workfunction,
Z2-FETs are not affected thanks to the steep subthreshold
slope. The top-gate workfunction impact on the current levels
and ratio are illustrated in Fig. 5d-f at VA = VFG = 0.7 V.
Since the impact of the front-gate bias is screened when the
carrier density is high underneath the gate insulator (cor-
responding to the ‘1’-state) only the ‘0’-state is modulated
with 8FG. A top-gate workfunction of 4.3 eV and 40-60%
Ge seems to optimize the current ratio with reasonable I1,
Fig. 5d,f. The optimum Ge concentration and biasing con-
ditions will depend on the targeted application. Limiting the
FIGURE 6. a) Anode current readout for identical cells at VFG = VA = 0.7
and T = 360 K and different workfunctions. b) ‘1’-state, c) ‘0’-state and
d) current ratio as a function of the maximum supply voltage
(VFG and VA) for the SiGe cell in a). VBG = VK = 0 V.
gate workfunction is therefore an effective and simplemethod
to reduce the front-gate voltage in Z2-FET devices.
C. TEMPERATURE IMPACT
Due to the energy gain, carriers are more easily injected when
rising the temperature [21]. This effectively reduces the ON
voltage and induces the logic-state swap from the ‘0’-state to
the ‘1’-state which prevents the memory operation. In order
to solve this problem, the VFG can be increased but this
goes against the goal of this work. The alternative is then
to further reduce 8FG. Figure 6a shows additional simula-
tions at high temperature (360 K, typical test temperature for
memories) demonstrating that 8FG = 4.3 eV is not enough
to maintain the ‘0’-state (it turns into the ‘1’-state) and at
least 8FG = 4.1 eV is required to avoid increasing VFG. The
current levels and ratio are depicted in Fig. 6b-d. Note that
due to the strong diode current dependence on temperature,
the logic levels, especially for the ‘1’-state, have increased
significantly (80% for the Si0.4Ge0.6 cell at VFG = VA =
0.7 V). It can also be observed that 8FG = 4.1 eV is not
enough for large anode biasing (VA ≥ 0.8) and high Ge
concentration due to the larger anode currents in these cells.
Nevertheless, SiGe compounds enable low voltage supplies
even at elevated temperatures.
V. ENERGY CONSUMPTION COMPARISON
The cell energy consumption is now analyzed. The static
consumption is essentially zero due to the grounded anode
terminal and negligible anode and gate currents during hold-
ing. On the other hand, the dynamic consumption is extracted,
by averaging thewriting or reading energy between both logic
states with E ' 6I · V · t (E: energy; I: each terminal
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FIGURE 7. a,c) Read and b,d) write energy as a function of the Ge
concentration for different voltage supplies at a,b) room (300 K) and
c,d) high (360 K) temperature. Only cells with IR > 1 A/A are illustrated.
Energy consumption comparison at e) room and f) high temperature for
some representative cells satisfying I1 > 1 µA/µm and IR > 1 A/A.
VBG = VK = 0 V. 200 ns pulse widths (as in Fig. 4a) are assumed to
calculate the energy.
current extracted at mid pulse; V: each terminal bias; t: pulse
width), and compared for different SiGe concentrations at
room (300 K) and high temperature (360 K), Fig. 7a-d. The
reading and writing energies are always in the same order
of magnitude. The larger anode currents at 360 K induce the
systematic energy increase with respect to room temperature.
Due to the high current ratio in the Z2-FET, the ‘1’-state is
responsible of over 95% of the wasted energy. Figure 7e,f
illustrates the energy of some cells satisfying I1 > 1 µA/µm
and IR > 1 A/A at both temperatures. Si cells are rapidly
degraded when reducing the biasing conditions and only
exhibit high current levels at high voltages. SiGe cells drive
more current at similar biasing (Fig. 4b), hence present larger
power consumption. At reduced biasing conditions and gate
workfunction, SiGe cells show different behaviors: i) 40%
Ge cells benefit from the lower current and voltage enabling
reduced energy consumption of only 24%/28% (up to 75%
saving at 300 K) when reading/programming; and ii) 60%Ge
cells show similar consumption but enhance current levels
(with respect to Si cell with 8FG = 4.7 eV and VFG =
VA = 1.0 V). In any case, limited supply-voltage range
and minimum 30%/15% saving can be achieved at identical
current levels thanks to the bias reduction from 1.0 V down
to 0.7 V. The achieved power consumption values are below
those found in advanced DRAM cells of 1-4 pJ/bit. Further
reduction is possible if moving to VFG = VA = 0.6 V or,
by fixing the ‘1’-state anode programming voltage to a lower
value as 0.5V [22]. However, sub-0.5V operation is challeng-
ing due to the reduced driven anode current: although moving
to alternative materials, featuring lower band-gap, seems fea-
sible, the CMOS fabrication flow integration would not be
possible preventing its interest. Thanks to the pulsed memory
operation and the reduced biasing-conditions, no drastic self-
heating effect is expected to arise in these cells.
VI. CONCLUSION
The logic current levels are limited in silicon Z2-FETmemory
cells when downscaling the anode bias. This issue prevents
their application for ultra-low voltage memory cells. The
use of silicon-germanium compounds and modified front-
gate metal workfunctions enables valid memory operation
below 1 V (all terminals comprised) and reasonable current
levels for low-power applications even at high temperatures.
These single-supply biasing schemes strongly simplify the
design and reduce the power consumption. The final energy
saving depends on the application requirement and the read-
ing/writing rates. However a minimum saving of 30% and
15% when reading/programming, respectively, is guaranteed
at similar anode currents with 0.7 V supply, although the
bias can be even further reduced down to 0.6 V. This makes
the promising Z2-FET 1T-DRAM more suitable (or the sole
available option) for low-power IoT devices and embedded
systems with respect to other memory alternatives even when
typically featuring a larger footprint.
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